Combining deterministic logic BIST with test point insertion

H. Vranken, F. Meister, H.-J. Wunderlich

Research output: Chapter in Book/Report/Conference proceedingConference Article in proceedingAcademicpeer-review


This paper presents a logic BIST approach which combines deterministic logic BIST with test point insertion. Test points are inserted to obtain a first testability improvement, and next a deterministic pattern generator is added to increase the fault efficiency up to 100%. The silicon cell area for the combined approach is smaller than for approaches that apply a deterministic pattern generator or test points only. The combined approach also removes the classical limitations and drawbacks of test point insertion, such as failing to achieve complete fault coverage and a complicated design flow. The benefits of the combined approach are demonstrated in experimental results on a large number of ISCAS and industrial circuits.
Original languageEnglish
Title of host publicationProceedings of the European Test Workshop
Publication statusPublished - 2002
Externally publishedYes


Dive into the research topics of 'Combining deterministic logic BIST with test point insertion'. Together they form a unique fingerprint.

Cite this